In-line interrupt handling and lock-up free translation lookaside buffers (TLBs)

نویسندگان
چکیده

برای دانلود باید عضویت طلایی داشته باشید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

IN-LINE INTERRUPT HANDLING AND LOCK-UP FREE TLBs

Title of Thesis: In-line Interrupt Handling and Lockup Free TLBs Degree Candidate: Aamer Jaleel Degree and Year: Master of Science, 2002 Thesis directed by: Dr. Bruce L. Jacob Department of Electrical and Computer Engineering The effects of the general-purpose precise interrupt mechanisms in use for the past few decades have received very little attention. When modern out-of-order processors ha...

متن کامل

In-Line Interrupt Handling for Software-Managed TLBs

The general-purpose precise interrupt mechanism, which has long been used to handle exceptional conditions that occur infrequently, is now being used increasingly often to handle conditions that are neither exceptional nor infrequent. One example is the use of interrupts to perform memory management-e.g., to handle translation lookaside buffer (TLB) misses in today’s microprocessors. Because th...

متن کامل

Reasoning about Translation Lookaside Buffers

The main security mechanism for enforcing memory isolation in operating systems is provided by page tables. The hardware-implemented Translation Lookaside Buffer (TLB) caches these, and therefore the TLB and its consistency with memory are security critical for OS kernels, including formally verified kernels such as seL4. If performance is paramount, this consistency can be subtle to achieve; y...

متن کامل

Multi-dimensional Translation Lookaside Buuers

The steady reduction in physical memory costs, increases in memory density, CPU speed, virtual address size, application complexity and working set size are placing pressure on the overall performance of computer systems. In particular, pressures are increasing on the address translation mechanism as greater process execution time is being consumed by virtual memory management mechanisms. Many ...

متن کامل

RT-MINIXv2: Architecture and Interrupt Handling

Tanenbaum’s MINIX operating system [1] was extended by Wainer with Real-Time (RT) services to conform RT-MINIX [2,3]. This work is on RTMINIXv2, a new version for academic uses that includes a RT-microkernel with more flexible IPC facilities supporting basic priority inheritance protocol, a fixed priority scheduler, timer and event driven interrupt management, statistics and RTmetrics collectio...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

ژورنال

عنوان ژورنال: IEEE Transactions on Computers

سال: 2006

ISSN: 0018-9340

DOI: 10.1109/tc.2006.77